質問編集履歴
2
MPU6050.hの中身を追加いたしました。よろしくお願いいたします。
test
CHANGED
File without changes
|
test
CHANGED
@@ -25,3 +25,523 @@
|
|
25
25
|
|
26
26
|
|
27
27
|
お手数おかけいたしますがどうかご回答よろしくお願いいたします。
|
28
|
+
|
29
|
+
|
30
|
+
|
31
|
+
#define MPU6050_ADDRESS 0x68 // Address with end write bit
|
32
|
+
|
33
|
+
|
34
|
+
|
35
|
+
#define MPU6050_RA_XG_OFFS_TC 0x00 //[7] PWR_MODE, [6:1] XG_OFFS_TC, [0] OTP_BNK_VLD
|
36
|
+
|
37
|
+
|
38
|
+
|
39
|
+
#define MPU6050_RA_YG_OFFS_TC 0x01 //[7] PWR_MODE, [6:1] YG_OFFS_TC, [0] OTP_BNK_VLD
|
40
|
+
|
41
|
+
|
42
|
+
|
43
|
+
#define MPU6050_RA_ZG_OFFS_TC 0x02 //[7] PWR_MODE, [6:1] ZG_OFFS_TC, [0] OTP_BNK_VLD
|
44
|
+
|
45
|
+
|
46
|
+
|
47
|
+
#define MPU6050_RA_X_FINE_GAIN 0x03 //[7:0] X_FINE_GAIN
|
48
|
+
|
49
|
+
|
50
|
+
|
51
|
+
#define MPU6050_RA_Y_FINE_GAIN 0x04 //[7:0] Y_FINE_GAIN
|
52
|
+
|
53
|
+
|
54
|
+
|
55
|
+
#define MPU6050_RA_Z_FINE_GAIN 0x05 //[7:0] Z_FINE_GAIN
|
56
|
+
|
57
|
+
|
58
|
+
|
59
|
+
#define MPU6050_RA_XA_OFFS_H 0x06 //[15:0] XA_OFFS
|
60
|
+
|
61
|
+
|
62
|
+
|
63
|
+
#define MPU6050_RA_XA_OFFS_L_TC 0x07
|
64
|
+
|
65
|
+
|
66
|
+
|
67
|
+
#define MPU6050_RA_YA_OFFS_H 0x08 //[15:0] YA_OFFS
|
68
|
+
|
69
|
+
|
70
|
+
|
71
|
+
#define MPU6050_RA_YA_OFFS_L_TC 0x09
|
72
|
+
|
73
|
+
|
74
|
+
|
75
|
+
#define MPU6050_RA_ZA_OFFS_H 0x0A //[15:0] ZA_OFFS
|
76
|
+
|
77
|
+
|
78
|
+
|
79
|
+
#define MPU6050_RA_ZA_OFFS_L_TC 0x0B
|
80
|
+
|
81
|
+
|
82
|
+
|
83
|
+
#define MPU6050_RA_XG_OFFS_USRH 0x13 //[15:0] XG_OFFS_USR
|
84
|
+
|
85
|
+
|
86
|
+
|
87
|
+
#define MPU6050_RA_XG_OFFS_USRL 0x14
|
88
|
+
|
89
|
+
|
90
|
+
|
91
|
+
#define MPU6050_RA_YG_OFFS_USRH 0x15 //[15:0] YG_OFFS_USR
|
92
|
+
|
93
|
+
|
94
|
+
|
95
|
+
#define MPU6050_RA_YG_OFFS_USRL 0x16
|
96
|
+
|
97
|
+
|
98
|
+
|
99
|
+
#define MPU6050_RA_ZG_OFFS_USRH 0x17 //[15:0] ZG_OFFS_USR
|
100
|
+
|
101
|
+
|
102
|
+
|
103
|
+
#define MPU6050_RA_ZG_OFFS_USRL 0x18
|
104
|
+
|
105
|
+
|
106
|
+
|
107
|
+
#define MPU6050_RA_SMPLRT_DIV 0x19
|
108
|
+
|
109
|
+
|
110
|
+
|
111
|
+
#define MPU6050_RA_CONFIG 0x1A
|
112
|
+
|
113
|
+
|
114
|
+
|
115
|
+
#define MPU6050_RA_GYRO_CONFIG 0x1B
|
116
|
+
|
117
|
+
|
118
|
+
|
119
|
+
#define MPU6050_RA_ACCEL_CONFIG 0x1C
|
120
|
+
|
121
|
+
|
122
|
+
|
123
|
+
#define MPU6050_RA_FF_THR 0x1D
|
124
|
+
|
125
|
+
|
126
|
+
|
127
|
+
#define MPU6050_RA_FF_DUR 0x1E
|
128
|
+
|
129
|
+
|
130
|
+
|
131
|
+
#define MPU6050_RA_MOT_THR 0x1F
|
132
|
+
|
133
|
+
|
134
|
+
|
135
|
+
#define MPU6050_RA_MOT_DUR 0x20
|
136
|
+
|
137
|
+
|
138
|
+
|
139
|
+
#define MPU6050_RA_ZRMOT_THR 0x21
|
140
|
+
|
141
|
+
|
142
|
+
|
143
|
+
#define MPU6050_RA_ZRMOT_DUR 0x22
|
144
|
+
|
145
|
+
|
146
|
+
|
147
|
+
#define MPU6050_RA_FIFO_EN 0x23
|
148
|
+
|
149
|
+
|
150
|
+
|
151
|
+
#define MPU6050_RA_I2C_MST_CTRL 0x24
|
152
|
+
|
153
|
+
|
154
|
+
|
155
|
+
#define MPU6050_RA_I2C_SLV0_ADDR 0x25
|
156
|
+
|
157
|
+
|
158
|
+
|
159
|
+
#define MPU6050_RA_I2C_SLV0_REG 0x26
|
160
|
+
|
161
|
+
|
162
|
+
|
163
|
+
#define MPU6050_RA_I2C_SLV0_CTRL 0x27
|
164
|
+
|
165
|
+
|
166
|
+
|
167
|
+
#define MPU6050_RA_I2C_SLV1_ADDR 0x28
|
168
|
+
|
169
|
+
|
170
|
+
|
171
|
+
#define MPU6050_RA_I2C_SLV1_REG 0x29
|
172
|
+
|
173
|
+
|
174
|
+
|
175
|
+
#define MPU6050_RA_I2C_SLV1_CTRL 0x2A
|
176
|
+
|
177
|
+
|
178
|
+
|
179
|
+
#define MPU6050_RA_I2C_SLV2_ADDR 0x2B
|
180
|
+
|
181
|
+
|
182
|
+
|
183
|
+
#define MPU6050_RA_I2C_SLV2_REG 0x2C
|
184
|
+
|
185
|
+
|
186
|
+
|
187
|
+
#define MPU6050_RA_I2C_SLV2_CTRL 0x2D
|
188
|
+
|
189
|
+
|
190
|
+
|
191
|
+
#define MPU6050_RA_I2C_SLV3_ADDR 0x2E
|
192
|
+
|
193
|
+
|
194
|
+
|
195
|
+
#define MPU6050_RA_I2C_SLV3_REG 0x2F
|
196
|
+
|
197
|
+
|
198
|
+
|
199
|
+
#define MPU6050_RA_I2C_SLV3_CTRL 0x30
|
200
|
+
|
201
|
+
|
202
|
+
|
203
|
+
#define MPU6050_RA_I2C_SLV4_ADDR 0x31
|
204
|
+
|
205
|
+
|
206
|
+
|
207
|
+
#define MPU6050_RA_I2C_SLV4_REG 0x32
|
208
|
+
|
209
|
+
|
210
|
+
|
211
|
+
#define MPU6050_RA_I2C_SLV4_DO 0x33
|
212
|
+
|
213
|
+
|
214
|
+
|
215
|
+
#define MPU6050_RA_I2C_SLV4_CTRL 0x34
|
216
|
+
|
217
|
+
|
218
|
+
|
219
|
+
#define MPU6050_RA_I2C_SLV4_DI 0x35
|
220
|
+
|
221
|
+
|
222
|
+
|
223
|
+
#define MPU6050_RA_I2C_MST_STATUS 0x36
|
224
|
+
|
225
|
+
|
226
|
+
|
227
|
+
#define MPU6050_RA_INT_PIN_CFG 0x37
|
228
|
+
|
229
|
+
|
230
|
+
|
231
|
+
#define MPU6050_RA_INT_ENABLE 0x38
|
232
|
+
|
233
|
+
|
234
|
+
|
235
|
+
#define MPU6050_RA_DMP_INT_STATUS 0x39
|
236
|
+
|
237
|
+
|
238
|
+
|
239
|
+
#define MPU6050_RA_INT_STATUS 0x3A
|
240
|
+
|
241
|
+
|
242
|
+
|
243
|
+
#define MPU6050_RA_ACCEL_XOUT_H 0x3B
|
244
|
+
|
245
|
+
|
246
|
+
|
247
|
+
#define MPU6050_RA_ACCEL_XOUT_L 0x3C
|
248
|
+
|
249
|
+
|
250
|
+
|
251
|
+
#define MPU6050_RA_ACCEL_YOUT_H 0x3D
|
252
|
+
|
253
|
+
|
254
|
+
|
255
|
+
#define MPU6050_RA_ACCEL_YOUT_L 0x3E
|
256
|
+
|
257
|
+
|
258
|
+
|
259
|
+
#define MPU6050_RA_ACCEL_ZOUT_H 0x3F
|
260
|
+
|
261
|
+
|
262
|
+
|
263
|
+
#define MPU6050_RA_ACCEL_ZOUT_L 0x40
|
264
|
+
|
265
|
+
|
266
|
+
|
267
|
+
#define MPU6050_RA_TEMP_OUT_H 0x41
|
268
|
+
|
269
|
+
|
270
|
+
|
271
|
+
#define MPU6050_RA_TEMP_OUT_L 0x42
|
272
|
+
|
273
|
+
|
274
|
+
|
275
|
+
#define MPU6050_RA_GYRO_XOUT_H 0x43
|
276
|
+
|
277
|
+
|
278
|
+
|
279
|
+
#define MPU6050_RA_GYRO_XOUT_L 0x44
|
280
|
+
|
281
|
+
|
282
|
+
|
283
|
+
#define MPU6050_RA_GYRO_YOUT_H 0x45
|
284
|
+
|
285
|
+
|
286
|
+
|
287
|
+
#define MPU6050_RA_GYRO_YOUT_L 0x46
|
288
|
+
|
289
|
+
|
290
|
+
|
291
|
+
#define MPU6050_RA_GYRO_ZOUT_H 0x47
|
292
|
+
|
293
|
+
|
294
|
+
|
295
|
+
#define MPU6050_RA_GYRO_ZOUT_L 0x48
|
296
|
+
|
297
|
+
|
298
|
+
|
299
|
+
#define MPU6050_RA_EXT_SENS_DATA_00 0x49
|
300
|
+
|
301
|
+
|
302
|
+
|
303
|
+
#define MPU6050_RA_EXT_SENS_DATA_01 0x4A
|
304
|
+
|
305
|
+
|
306
|
+
|
307
|
+
#define MPU6050_RA_EXT_SENS_DATA_02 0x4B
|
308
|
+
|
309
|
+
|
310
|
+
|
311
|
+
#define MPU6050_RA_EXT_SENS_DATA_03 0x4C
|
312
|
+
|
313
|
+
|
314
|
+
|
315
|
+
#define MPU6050_RA_EXT_SENS_DATA_04 0x4D
|
316
|
+
|
317
|
+
|
318
|
+
|
319
|
+
#define MPU6050_RA_EXT_SENS_DATA_05 0x4E
|
320
|
+
|
321
|
+
|
322
|
+
|
323
|
+
#define MPU6050_RA_EXT_SENS_DATA_06 0x4F
|
324
|
+
|
325
|
+
|
326
|
+
|
327
|
+
#define MPU6050_RA_EXT_SENS_DATA_07 0x50
|
328
|
+
|
329
|
+
|
330
|
+
|
331
|
+
#define MPU6050_RA_EXT_SENS_DATA_08 0x51
|
332
|
+
|
333
|
+
|
334
|
+
|
335
|
+
#define MPU6050_RA_EXT_SENS_DATA_09 0x52
|
336
|
+
|
337
|
+
|
338
|
+
|
339
|
+
#define MPU6050_RA_EXT_SENS_DATA_10 0x53
|
340
|
+
|
341
|
+
|
342
|
+
|
343
|
+
#define MPU6050_RA_EXT_SENS_DATA_11 0x54
|
344
|
+
|
345
|
+
|
346
|
+
|
347
|
+
#define MPU6050_RA_EXT_SENS_DATA_12 0x55
|
348
|
+
|
349
|
+
|
350
|
+
|
351
|
+
#define MPU6050_RA_EXT_SENS_DATA_13 0x56
|
352
|
+
|
353
|
+
|
354
|
+
|
355
|
+
#define MPU6050_RA_EXT_SENS_DATA_14 0x57
|
356
|
+
|
357
|
+
|
358
|
+
|
359
|
+
#define MPU6050_RA_EXT_SENS_DATA_15 0x58
|
360
|
+
|
361
|
+
|
362
|
+
|
363
|
+
#define MPU6050_RA_EXT_SENS_DATA_16 0x59
|
364
|
+
|
365
|
+
|
366
|
+
|
367
|
+
#define MPU6050_RA_EXT_SENS_DATA_17 0x5A
|
368
|
+
|
369
|
+
|
370
|
+
|
371
|
+
#define MPU6050_RA_EXT_SENS_DATA_18 0x5B
|
372
|
+
|
373
|
+
|
374
|
+
|
375
|
+
#define MPU6050_RA_EXT_SENS_DATA_19 0x5C
|
376
|
+
|
377
|
+
|
378
|
+
|
379
|
+
#define MPU6050_RA_EXT_SENS_DATA_20 0x5D
|
380
|
+
|
381
|
+
|
382
|
+
|
383
|
+
#define MPU6050_RA_EXT_SENS_DATA_21 0x5E
|
384
|
+
|
385
|
+
|
386
|
+
|
387
|
+
#define MPU6050_RA_EXT_SENS_DATA_22 0x5F
|
388
|
+
|
389
|
+
|
390
|
+
|
391
|
+
#define MPU6050_RA_EXT_SENS_DATA_23 0x60
|
392
|
+
|
393
|
+
|
394
|
+
|
395
|
+
#define MPU6050_RA_MOT_DETECT_STATUS 0x61
|
396
|
+
|
397
|
+
|
398
|
+
|
399
|
+
#define MPU6050_RA_I2C_SLV0_DO 0x63
|
400
|
+
|
401
|
+
|
402
|
+
|
403
|
+
#define MPU6050_RA_I2C_SLV1_DO 0x64
|
404
|
+
|
405
|
+
|
406
|
+
|
407
|
+
#define MPU6050_RA_I2C_SLV2_DO 0x65
|
408
|
+
|
409
|
+
|
410
|
+
|
411
|
+
#define MPU6050_RA_I2C_SLV3_DO 0x66
|
412
|
+
|
413
|
+
|
414
|
+
|
415
|
+
#define MPU6050_RA_I2C_MST_DELAY_CTRL 0x67
|
416
|
+
|
417
|
+
|
418
|
+
|
419
|
+
#define MPU6050_RA_SIGNAL_PATH_RESET 0x68
|
420
|
+
|
421
|
+
|
422
|
+
|
423
|
+
#define MPU6050_RA_MOT_DETECT_CTRL 0x69
|
424
|
+
|
425
|
+
|
426
|
+
|
427
|
+
#define MPU6050_RA_USER_CTRL 0x6A
|
428
|
+
|
429
|
+
|
430
|
+
|
431
|
+
#define MPU6050_RA_PWR_MGMT_1 0x6B
|
432
|
+
|
433
|
+
|
434
|
+
|
435
|
+
#define MPU6050_RA_PWR_MGMT_2 0x6C
|
436
|
+
|
437
|
+
|
438
|
+
|
439
|
+
#define MPU6050_RA_BANK_SEL 0x6D
|
440
|
+
|
441
|
+
|
442
|
+
|
443
|
+
#define MPU6050_RA_MEM_START_ADDR 0x6E
|
444
|
+
|
445
|
+
|
446
|
+
|
447
|
+
#define MPU6050_RA_MEM_R_W 0x6F
|
448
|
+
|
449
|
+
|
450
|
+
|
451
|
+
#define MPU6050_RA_DMP_CFG_1 0x70
|
452
|
+
|
453
|
+
|
454
|
+
|
455
|
+
#define MPU6050_RA_DMP_CFG_2 0x71
|
456
|
+
|
457
|
+
|
458
|
+
|
459
|
+
#define MPU6050_RA_FIFO_COUNTH 0x72
|
460
|
+
|
461
|
+
|
462
|
+
|
463
|
+
#define MPU6050_RA_FIFO_COUNTL 0x73
|
464
|
+
|
465
|
+
|
466
|
+
|
467
|
+
#define MPU6050_RA_FIFO_R_W 0x74
|
468
|
+
|
469
|
+
|
470
|
+
|
471
|
+
#define MPU6050_RA_WHO_AM_I 0x75
|
472
|
+
|
473
|
+
|
474
|
+
|
475
|
+
|
476
|
+
|
477
|
+
|
478
|
+
|
479
|
+
|
480
|
+
|
481
|
+
|
482
|
+
|
483
|
+
|
484
|
+
|
485
|
+
|
486
|
+
|
487
|
+
int MPU6050_Test_I2C(void);
|
488
|
+
|
489
|
+
|
490
|
+
|
491
|
+
void Setup_MPU6050(void);
|
492
|
+
|
493
|
+
|
494
|
+
|
495
|
+
void Get_Accel_Values(void);
|
496
|
+
|
497
|
+
|
498
|
+
|
499
|
+
unsigned char GotInt_MPU6050(void);
|
500
|
+
|
501
|
+
|
502
|
+
|
503
|
+
|
504
|
+
|
505
|
+
|
506
|
+
|
507
|
+
|
508
|
+
|
509
|
+
|
510
|
+
|
511
|
+
typedef struct
|
512
|
+
|
513
|
+
|
514
|
+
|
515
|
+
{
|
516
|
+
|
517
|
+
|
518
|
+
|
519
|
+
short Gx,Gy,Gz;
|
520
|
+
|
521
|
+
|
522
|
+
|
523
|
+
unsigned short Timer;
|
524
|
+
|
525
|
+
|
526
|
+
|
527
|
+
unsigned long SumSquare;
|
528
|
+
|
529
|
+
|
530
|
+
|
531
|
+
}GForceStruct;
|
532
|
+
|
533
|
+
|
534
|
+
|
535
|
+
|
536
|
+
|
537
|
+
|
538
|
+
|
539
|
+
|
540
|
+
|
541
|
+
|
542
|
+
|
543
|
+
extern GForceStruct CurrentData;
|
544
|
+
|
545
|
+
|
546
|
+
|
547
|
+
extern GForceStruct PeakData;
|
1
サイトのアドレスを間違っていました。申し訳ございません。
test
CHANGED
File without changes
|
test
CHANGED
@@ -1,4 +1,4 @@
|
|
1
|
-
https://github.com/danjperron/GCrash/blob/master/MPU6050.c
|
1
|
+
https://github.com/danjperron/GCrash/blob/master/MPU6050.cの
|
2
2
|
|
3
3
|
MPU6050のi2c通信参考プログラムをみてプログラムを作成しています。
|
4
4
|
|
@@ -12,7 +12,7 @@
|
|
12
12
|
|
13
13
|
|
14
14
|
|
15
|
-
https://github.com/danjperron/GCrash/blob/master/MPU6050.c
|
15
|
+
https://github.com/danjperron/GCrash/blob/master/MPU6050.cの参考プログラムの
|
16
16
|
|
17
17
|
5.6.11.112.114.116.123.129.131.134.144.145.151.153.155.156.157.171行目がどう書き換えても
|
18
18
|
|